

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 10




FIG. 11

The diagram illustrates a system for transmitting and receiving data using three parallel processing stages. On the left, a **TRANSMISSION DATA ENCODER CIRCUIT** (108) receives an input signal and outputs three parallel data lines. These lines are connected to three identical processing blocks, labeled 101, 102, and 103, which are enclosed in dashed rectangles. Each block contains three inverters: 104, 105, and 106. The input of each block is connected to inverter 104. The output of inverter 104 is connected to inverter 105. The output of inverter 105 is connected to inverter 106. The output of inverter 106 is connected to inverter 107. The output of inverter 107 is connected to inverter 104. The output of inverter 104 is connected to the **TPA** (Transmission Positive) line, and the output of inverter 106 is connected to the **TPB** (Transmission Positive) line. On the right, a **RECEPTION DATA ENCODER CIRCUIT** (109) receives three parallel data lines from the **TPA** and **TPB** lines and outputs a single signal.

FIG. 12